Tweetovi
- Tweetovi, trenutna stranica.
- Tweetovi i odgovori
- Medijski sadržaj
Blokirali ste korisnika/cu @zipcpu
Jeste li sigurni da želite vidjeti te tweetove? Time nećete deblokirati korisnika/cu @zipcpu
-
Prikvačeni tweet
Wow, lots of new twitter followers just joined. Welcome! Just to give you an opportunity to get to know me and the ZipCPU blog, here's a bit about me and what you can expect here: http://zipcpu.com/blog/2018/10/04/welcome.html … Again, welcome!
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
For those who've enjoyed my Formal Verification quizzes on twitter, I've now posted the first 11 together with their answers on the blog. You can read the most recent question, and now the answer, for quiz #11 posted today here.
#FVQuiz https://zipcpu.com/quiz/2020/01/23/quiz11.html …Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
The new PLL, together with its test bench, has now been added to my collection of digital PLL cores. Feel free to check them out here:https://github.com/ZipCPU/dpll/blob/master/rtl/quadpll.v …
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
This shouldn't be a really surprising result, any algorithm should be able to do "better" with better information. Indeed, if you compare this PLL with the one I posted two years ago, you'll find all but the phase error detector is the same https://zipcpu.com/dsp/2017/12/14/logic-pll.html …
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
The Digital PLL used by the SDR project is different from the one I blogged about some time back: it takes I+Q inputs, vs just a digital sinewave (more rectangle wave) input. As such, it tracks and locks twice as fast.pic.twitter.com/BYU1u5LPBy
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Zip CPU proslijedio/la je Tweet
Hi. We are Digilent and we are going to be at
#EmbeddedWorld in Nuremberg this month (Booth 3-610). We'll have a bunch of demos and things you can touch. Who's with us?!pic.twitter.com/PjZmF5NTXfHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Here's the reddit link, https://www.reddit.com/r/FPGA/comments/ez2zht/axi_arvalid_signal_issue/ … and the Xilinx forum link, https://forums.xilinx.com/t5/Simulation-and-Verification/AXI-arvalid-signal/m-p/1071792#M28379 … The IRC channel the above logs are from isn't currently being automatically recorded.
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Some screen shots from a discussion of building an AXI master. Since the question has now been posted on both Xilinx's forums and Reddit, I figured I'd offer some background here:pic.twitter.com/VEwRtxy7Dj
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Zip CPU proslijedio/la je Tweet
Not everything that reads instructions from memory and acts upon them needs to be a CPU.
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
The image above shows the various output pins, each firing for a known (user adjustable) on-time, and each offset from the next by a known time-delay (frequency). In the middle of the trace, the delay changes. Now I've just got a lot of software bugs to fix.
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Most commodity FPGAs don't have enough block RAM to delay this many elements this deep. I had to find another approach. This is the first simulation trace I've examined, and it shows my delay unit working--the first time. (Thank you, formal!)
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
The specs on the beamformer were more difficult than I was expecting. It needs to be able to delay each element by hundreds of microseconds. I wanted to be able to also delay each by units of single (10ns) clocks as well. Getting this to fit in an FPGA was a challenge
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Here's a cool effect within a gtkwave trace image. I wasn't expecting it to have a pattern like this, but ... it all makes sense. See ... I'm building a SONAR beamformer ...pic.twitter.com/dFnhzMnOCK
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
For those interested, I just pushed my SDR work using
@kbeckmann 's SX1257 Pmod to github. https://github.com/ZipCPU/sdr Feel free to check it out!Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Building a radio using a pair of SX1257s from
@kbeckmann and two icebreakers from@esden. Hardware compliments of@symbiotic_eda . AM and FM are fairly easy, and fit nicely. Whether I can get the 16QAM link to fit still remains to be determinedpic.twitter.com/ssXj9vf5OV
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Zip CPU proslijedio/la je TweetHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
The "better interpolator" article chases the concept of the "mother spline" function: A function which can be used to analyze exact or approximate spline functions which don't require a linear equation solution, and thus can be applied to infinite sequences.
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Rereading my old article on Quadratic interpolation reminds me that I promised to write an article on how to do better. https://zipcpu.com/dsp/2018/03/30/quadratic.html … That better interpolator article is only partially written, but the one above is still well worth reading and knowing.
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
The design was intended to be run-time configurable, where you would set the number of averages at runtime. The difficult part is bit growth. Every round has a gain of N. K rounds has a gain of N^K. How many bits do you need to represent that? Ouch. https://zipcpu.com/dsp/2017/07/21/bit-growth.html …
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
After four rounds of averaging N samples, then decimating by N/2 guarantees that the out of band junk is at least 70dB down, while minimizing the in-band distortion. What do you think? https://en.wikipedia.org/wiki/Cascaded_integrator%E2%80%93comb_filter …
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Reviewing my CIC implementation yesterday, I'd note that it's kind of unique. Instead of averaging by N and decimating by N, it averages by N and then decimates by N/2. Further, it allows the filter (not the decimation) to be repeated an arbitrary number of times. 4 seems good
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
Čini se da učitavanje traje već neko vrijeme.
Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.