Conversation

Replying to
Yes. Synchronous channel send/receive. The Haskell->Verilog is only an embedding of a subset of Verilog into Haskell, not a full blown compiler. The gain there is to use Haskell's function for logic composition, and have Haskell as a meta language.
3