Tweetovi
- Tweetovi, trenutna stranica.
- Tweetovi i odgovori
- Medijski sadržaj
Blokirali ste korisnika/cu @symbiotic_eda
Jeste li sigurni da želite vidjeti te tweetove? Time nećete deblokirati korisnika/cu @symbiotic_eda
-
Symbiotic EDA proslijedio/la je Tweet
Around 2012 my colleagues and I worked on Intel ME We were bug hunters We read the code Line by line For months 1 team of many Want to tell me formal methods are too expensive? I've done code reviews I've done FM It's time to talk about it
#ReinventInfoSec#FormalMethodsNOWHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Flying home from
@POPLconf! Extra big Thank You to everyone who took the time to chat! To the undergrads, grads, post docs, profs, and industry colleagues: This is your year! Let’s do it! Formal methods NOW!Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
I have never left an InfoSec conf feeling anything but depressed Leaving
@POPLconf, I am thankful to be alive in this exciting time Hard truth for my InfoSec peers: our work is depressing because INFOSEC DOES NOT WORK Show me a secure system w/o Formal Methods You can’tPrikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Yahoo! Final part of the "introduction to Formal Verification" series is now available on youtube: https://youtu.be/nGpVFRVUdLo
@symbiotic_eda#FPGAHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
What's the difference between the Open Source and paid versions of our Formal Verification tools? Join
@matthewvenn's webinar tomorrow evening to find out:http://bit.ly/2Res0AyHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Student: [This trainer] had been in the trenches through immersion, and was willing to show what [he] did in the past, now, and why [he] made the changes in what he was doing. Student: Fantastic!
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
the material any time to become stale. Q: Compared to other HDL courses? Student: Clearly at the top. Also took a course from a major vendor's FAE. Was all very basic--not worth the time. Q: The qualification of the trainer for giving the course was _____ Student: Great!
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
I finished teaching one of my formal verification courses today. Given the course critique question: I liked the way the material was taught ______ Student reply: Yes! Very much so! The slides, discussion, followed by the immediate lab were really great! They didn't allow ..
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
I don't trust anybody who says Model Checking/Static Functional Verification is easy, if he/she haven't read at least one of these books before. Either he/she doesn't fully understand it really, or just wants to sell something.pic.twitter.com/PVc97TC193
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Our next webinar with
@matthewvenn looks at how to install the Formal Verification tools. We also compare the Open Source version to the paid version. Wednesday, January 22nd 2020 - 6:00 PM (CET). Register here:http://bit.ly/2Res0AyHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Hamid Shojaei on the benefits of continuous integration for RTL developmenthttps://www.realintent.com/google-static-sign-off-methodology-results/ …
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Happy New Year! Today, I'm going to declare 2019 to be the "Year when AXI met formal verification"! Today's article showcases ZipCPU blog highlights from 2019, most popular articles, AXI bugs found, and more https://zipcpu.com/blog/2020/01/01/2019-in-review.html …
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Implemented BNE and BEQ instructions and simplified the design a bit. And the nice thing is, is that because I formally verify the design, I can fearlessly refactor the implementation, knowing that the design will still work correctly.
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
It only took a couple minutes with SymbiYosys to turn up the following trace. This then sends you looking back at the code to see what caused the problempic.twitter.com/J3UmYXDL6L
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
In the last video I made for
@symbiotic_eda I introduced K-Induction, which can prove your design is good for all time. In this penultimate episode of the series, we dig a bit deeper into the challenges of K-Inductionhttps://youtu.be/ypIvpFKOpt8Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
The biggest FPGA use case for an AXI->WB bridge are the SoC chips such as Xilinx's Zynqs. An AXI->WB bridge together with a WB interconnect will vastly simplify peripheral design and verification.pic.twitter.com/2PJFrl5nHd
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
This pattern has become so routine, I hardly think about it any more.pic.twitter.com/lAWHp6OU14
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
I don't get it. Why have a bus that allows separate read and write channels, when either the interconnect or the slave only ever allows a single read or write transfer at a time and never both? It just doubles the logic for no performance gain.
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
New blog post - finding bugs with formal verification tools. Thanks
@tom_verbeure for the writeup of your experience! http://bit.ly/2Z5Hcnh pic.twitter.com/6LVvUqblA5
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
Symbiotic EDA proslijedio/la je Tweet
Use any buses inside your
#FPGA designs? Even if you've never heard of Formal Verification,@zipcpu has prepared some great slides that will help you to avoid bus lockup. Webinar is this Wednesday! Register here: https://app.livestorm.co/symbiotic-eda/an-interview-with-dan-gisselquist-and-using-formal-to-verify-bus-interactions …pic.twitter.com/bHswSj9kjc
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
Čini se da učitavanje traje već neko vrijeme.
Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.