Oren Hazi

@ohazi

Embedded hardware & software, Linux, FPGAs, Open-source-all-the-toolchains, KiCad, Rust (lang), Airplanes, Doggies. He/him.

Vrijeme pridruživanja: rujan 2010.

Tweetovi

Blokirali ste korisnika/cu @ohazi

Jeste li sigurni da želite vidjeti te tweetove? Time nećete deblokirati korisnika/cu @ohazi

  1. Prikvačeni tweet
    30. lip 2019.

    Is that an unsafe block? My pair programming buddy is always ready to fend off the nasal demons.

    Poništi
  2. 29. sij

    Only other options seem to be to jerry-rig an M.2 card, or to write HCI firmware for the Nordic USB dongle (I've heard that Zephyr might have this, but haven't been able to find it).

    Prikaži ovu nit
    Poništi
  3. 29. sij

    Hey -- Do you know if *anyone* makes a USB-stub style HCI dongle that supports BLE 5 or above? I've been looking for months and all of them seem to be BLE 4.0 - 4.2.

    Prikaži ovu nit
    Poništi
  4. 15. sij

    Then when it finally does die, and you want to charge it back above the threshold, the PMIC is all like "It's 120 degrees in here! This battery is WAAAAY deader than I thought! You're gonna have to charge it for like two hours to get back to the threshold!"

    Prikaži ovu nit
    Poništi
  5. 15. sij

    The worst part about debugging PMICs is that you have to sit there for hours because the battery won't fucking die.

    Prikaži ovu nit
    Poništi
  6. 17. ruj 2019.

    Usually in a way that would have appeared to work (but been riddled with soundness bugs) if I had written it in C++.

    Prikaži ovu nit
    Poništi
  7. 17. ruj 2019.

    All of my multi-day screaming matches with the borrow checker have ended with me realizing that there was something subtly wrong with the way I was trying to do something.

    Prikaži ovu nit
    Poništi
  8. 17. ruj 2019.

    Programming in is just like programming in C++, except you're required to pair program with someone who is way, way better at C++ than you are.

    Prikaži ovu nit
    Poništi
  9. 9. kol 2019.

    Should I do anything else after writing to the spi flash? There was something about locking security pages that I didn't quite follow.

    Prikaži ovu nit
    Poništi
  10. 9. kol 2019.

    Tried bootloader.bin first and it *looked* like it was working, but I wasn't able to switch to a user image after flashing with tinyprog. tinyfpga_bx_fw.bin seems to do everything correctly as far as I can tell.

    Prikaži ovu nit
    Poništi
  11. 9. kol 2019.

    I think I managed to fix it, but just wanted to double check - Do I want bootloader.bin or tinyfpga_bx_fw.bin?

    Prikaži ovu nit
    Poništi
  12. 9. kol 2019.

    WTF does modemmanager even do, anyway? Tethering? I bet more people know it as the destroyer of serial ports.

    Prikaži ovu nit
    Poništi
  13. 9. kol 2019.

    *facepalm* I had a Bx plugged in for all of thirty seconds before managing to wipe the bootloader. New record? #^@&ing modemmanager.

    Prikaži ovu nit
    Poništi
  14. proslijedio/la je Tweet

    While I'm waiting for my afternoon coffee to kick in, I've got a few thoughts about security audits mainly in the area of expectations and results.

    Prikaži ovu nit
    Poništi
  15. 24. lip 2019.

    Hey - Congrats on the launch! Any chance you're considering breaking out some PCIe lanes on the Compute Module 4?

    Poništi
  16. 24. lip 2019.

    This could be compelling now that the is claiming desktop-replacement-lite performance. 20 hour battery, anyone?

    Prikaži ovu nit
    Poništi
  17. 24. lip 2019.

    Has anyone tried gutting an old laptop (maybe a ThinkPad X220) and designing a drop-in motherboard that breaks out a compute socket to the keyboard, display, and external connectors?

    Prikaži ovu nit
    Poništi
  18. 21. lip 2019.

    Honestly, after seeing the claims this morning, I was expecting to find some major cheating. I still think the initial claim is a bit of a stretch, but despite that, it still looks like Ambiq has a pretty clever design here. I'm looking forward to playing with it! 11/11

    Prikaži ovu nit
    Poništi
  19. 21. lip 2019.

    It's also slower than a normal digital design at the same node, because it takes longer for the tiny output currents of the not-switching transistors to charge up the gate capacitors of the next stage. 10/11

    Prikaži ovu nit
    Poništi
  20. 21. lip 2019.

    This lets you use dramatically lower voltages (and gives you power savings) if you're willing to accept certain trade-offs. Namely, the design process is harder (it's not just a process trick), and the circuit is more susceptible to noise, temperature, and process variation. 9/11

    Prikaži ovu nit
    Poništi

Čini se da učitavanje traje već neko vrijeme.

Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.

    Možda bi vam se svidjelo i ovo:

    ·