This commit in the RISC-V spec https://github.com/riscv/riscv-isa-manual/commit/272d038abebe7f006ed7960b522f1e51890bb982 … and this commit in spike https://github.com/riscv/riscv-isa-sim/commit/d336aee08ba9c5715d5d7836a39003e62ee4ada8 … changed C.LWSP with rd=0 from being reserved to being a legal instruction.
-
-
The other direction (changing it from legal to reserved) would be less problematic, since that would just mean that older cores implement an instruction that newer compilers will never generate.
-
Also: People are telling me we have not enough reserved compressed encoding space for XBitmanip c.not, c.neg, c.brev instructions (which would take up 24 reserved code points in the encoding space). This change just threw away 64 reserved code points for nothing.
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.