Feel free to add your list of reasons why synthesis wouldn't match simulation on reddit: https://www.reddit.com/r/FPGA/comments/8g26i1/reasons_why_simulation_doesnt_match_synthesis/ … I'd like to collect the responses into a blog post.
-
-
... or just handling of X's in general. "if (1'bx)" is false in simulation and essentially undetermined in synthesis.
-
Thanks,
@oe1cxw ! I'd forgotten about these issues.
End of conversation
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.