HyperRAM is a mistake. I got it working 100%, but wow what a travesty
Only this: http://svn.clifford.at/handicraft/2017/icohramtst/ … But that's not a HyperRAM core. It's just a test design that plays a fixed signal pattern from a ROM to test basic communications with the HyperRAM chip (see http://libretto.py for the pattern generator).https://twitter.com/oe1cxw/status/845912212090880000 …
-
-
Table 5.3 from HyperBus Specification (http://www.cypress.com/file/213356/download …). It is configurable and the default value is device dependent.pic.twitter.com/gavGGyyzdv
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
Thanks, everything will help!
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.