Does anyone have a license for @synopsys VCS and can report bugs? People are sending me patches for my open source IP cores to work around bugs in VCS handling of signed expressions. I'm not going to merge them. Fix VCS instead! Ugh!
-
Show this thread
-
From the simulation traces I've been shown and the proposed patch it looks like VCS is (at least in some situations) using the LHS of an assignment to determine the signedness of the RHS expression. That is of course *not* how Verilog works. (See 5.5.1 of IEEE Std 1364-2005.)pic.twitter.com/eTSafVIAu4
1 reply 1 retweet 5 likesShow this thread -
I'd post a MCVE for this but of course I can't create one because I don't have access to a copy of VCS. Here is all the information I have: https://github.com/cliffordwolf/picorv32/issues/33 … https://github.com/cliffordwolf/picorv32/pull/53 ….
1 reply 0 retweets 0 likesShow this thread -
-
Just commented, I'll be around if you want to run different test.
1 reply 0 retweets 1 like
Thanks for running the test. For anyone reading along: Looks like the VCS bug is fixed in recent versions of VCS.https://github.com/cliffordwolf/picorv32/issues/33#issuecomment-364670154 …
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.