I'm collecting benchmarks for Verilog (SystemVerilog) safety property checking with Yosys / Yosys-SMTBMC / SymbiYosys and various solver back-ends. Focus is on deep BMC. Please reply or DM if you have benchmark examples that you can share with me.
11:24 AM - 17 Jan 2018
0 replies
8 retweets
6 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.