The screenshot is from the Lattice iCE40UP dev board schematic. Because "do as they do" is the only safe thing left when the vendor is not really writing proper documentation for their chips.
-
-
Show this threadThanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
I think I can make sense of this. The extra diodes plus LEDs should drop 5V below VCC_IO clamp diodes on FPGA. As far as resistors, I thought they just had large 24mA (non current limiting) N-Channels for driving LEDs with up to 24mA continuously. So, without R's they'd burn up.
-
They can be configured either as open drain IO with an "unlimited" Nch mosfet or as a constant current sink programmable up to 24mA with 2/4mA steps
- Show replies
New conversation -
-
-
It's out of spec, but I know at least one person drove ice40 pins directly with 5V for over a day w/ no adverse effects. So I'm guessing the resistors are just there to control the current due to diode coefficient variations.
-
"Officially" as attached the intended operating supply range is 3.8 to 4.3V power and 3.6V on the pin, but I suspect the voltage drop of the LED is sufficient that 5V and no R or D would be fine.pic.twitter.com/Hh4RqlJVkf
End of conversation
New conversation -
-
-
Meh, it's consistent with the line: If you pull high dV it's not a challenge to Xilinx or Altera driver parm and guardring hyperlink salad, but a way to propogate err or RST blockwise. Though RF or photon LED saturation can also offer blue smoke mode.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
Are these current sink pins reconfigureable as standard inputs? I.e. safety net for user stupidity on a development board?
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.