Creating spec for an iCE40UP5K development board. Please reply with your feedback: Anything important missing from that spec?pic.twitter.com/x4TKdVuKyd
-
'245 async FIFO' compatible (8 Mbytes/sec) signals routed between FT2232 and FPGA would be nice if there is enough pin to spare. Definitely a step up from standard serial port speeds. People can fall back to standard UART via EEPROM. Also, thanks for all the work you are doing.
No pins to spare. But we could add some zero ohm resistor footprints that would allow a user to easily repurpose some of the pmod pins for fifo mode.
-
-
That would be great! Looking forward to buy one.
-
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.