Asynchronous resets are bad design practice. Reset your flops synchronously or not at all.https://twitter.com/iowahawkblog/status/932309842123022336 …
Show this thread
-
Interesting (to me anyway) aside: The SiliconBlue primitives library doesn't provide FFs with _both_ S and R inputs usable at the same time. I know what glitches are, don't worry :P. Should prob play w/ yosys to see what you mean about impl, however.
Neither does Xilinx. If you code one in your HDL code, Vivado will create a circuit with two FFs, one async cleared and one async preset, a latch that remembers the last async event, and a mux that selects one of the FFs. Try it and look at the synthesis results. It's horrible.
