The RISC-V processor I'm looking at right now really doesn't like it when one disables compressed ISA using a not-32-bit-aligned opcode..
Impl defined is if writes to misa reg can be used to enable/disable ISA extensions.
-
-
An implementation can also simply have all extensions always enabled and ignore misa writes. (Or only support it for some extensions.)
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.