The RISC-V processor I'm looking at right now really doesn't like it when one disables compressed ISA using a not-32-bit-aligned opcode..
-
Wait, why is compressed ISA something you enable/disable and not just something that always works on CPUs that support it?!?
The "misa" CSR may be writeable to enable/disable parts of the ISA ("may" bc its optional, a core does not need to support that).
-
-
This can be used for ex to (a) test SW written for a smaller ISA or (b) reduce task switch overhead (for exts that add additional state).
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.