@oe1cxw is there a way in Yosys to merge wires attached to the same signal? I don't care which name is preserved
-
Given "wire a; wire b; wire c; assign a=b; assign c=b;" I want to end up with only one named wire in the final netlist
-
-
I've been doing that, but it's not getting everything. Example: https://pastebin.com/xixidNem PGEN_0.OUT = io_18 is not being removed
-
Io_18 can't be removed bc it's a port PGEN_0.OUT bc it carries an init attribute
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.