@Obijuan_cube Can you implement fizzbuzz with icestudio?
-
*gave. ASCII output (Fizz, Buzz, decimal numbers), strictly one byte per cycle without idle cycles.
Generate at least the fist 1000 output lines (otherwise ROM table is the obvious solution).
-
-
Here is a pre-synthesized reference implementation (pre-syn so it does not spoil the challenge): http://svn.clifford.at/handicraft/2017/fizzbuzz/ …
#Verilog#FizzBuzzThanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.