@rqou_ "yosys's verilog frontend accepts all kinds of bullshit that's invalid"
Luckily there is its sourcecode for everyone to improve it.
-
-
https://github.com/azonenberg/openfpga/wiki/Linter-notes … is my list of things to make it complain about. Just need time to implement them...
1 reply 2 retweets 4 likes -
* Use of = in clocked always block is prohibited. * Use of <= in combinatorial always block is prohibited. Never use <= in comb blocks.pic.twitter.com/mRG0ATKGMH
3 replies 2 retweets 4 likes
Replying to @oe1cxw @azonenberg and
See also: Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!, SNUG-2000, Clifford E. Cummings http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA.pdf …
0 replies
1 retweet
4 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.