I folded and got myself a small FPGA to play with (not planning to do a CPU as is the cliche :), mumble mumble systolic arrays).
-
-
Replying to @rygorous
I learned a tiny bit of VHDL at university, didn't like it much, so this time around I tried Verilog!
4 replies 1 retweet 0 likes -
Replying to @rygorous
Short version: I went from "Ooooh, Verilog" to "Oh dear, Verilog" within about 3 hours this Wednesday.
9 replies 1 retweet 35 likes -
Replying to @rygorous
Did you check out Chisel (https://chisel.eecs.berkeley.edu/ ). Everyone around me in the lab seems to be using it.
5 replies 0 retweets 1 like
Replying to @ElectronicKiwi @rygorous
I think it's a good idea to learn Verilog first. Using a Chisel flow without understanding the generated vlog code can be challenging..
2:31 AM - 5 Aug 2017
0 replies
0 retweets
0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.