Not sure I'd call it an Icarus bug, but ok, great that it works now. Built-in sim is only for pure migen designs, right?
Yes you can manually write buggy code that is broken because it relies on undefined behavior. What's your point?
-
-
Assigning its current value to a signal should not trigger always blocks. Built-in simulator (and others) do that, and things work.
-
Yes, that's in the Verilog standard. But that's not a special "loop detection and breaking" feature. It's just the std behavior.
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.