There *is* a community that creates good quality open source IP. But that simply does not mean that *every* open source IP is good quality.
-
-
Is there a place where quality open source IP is collected and showcased somewhere? How do I find the good stuff?
1 reply 1 retweet 0 likes -
Replying to @kbeckmann @oe1cxw and
This is something we are working towards with
@librecores1 reply 3 retweets 10 likes -
Replying to @OlofKindgren @librecores and
I understood that https://ci.librecores.org/ was intended as a tool towards that goal, but there seem to be no manpower available to do it.
1 reply 1 retweet 2 likes -
Replying to @ico_TC @OlofKindgren and
Not sure about VHDL, but I do know Verilog itself is a *big* contributor to the problem of community.
1 reply 1 retweet 0 likes -
Replying to @SamuelAFalvoII @OlofKindgren and
Yes. We need to grow our active community to the point where we have the capacity to write tools which can replace our old tools.
2 replies 0 retweets 5 likes -
Replying to @ico_TC @OlofKindgren and
And, Verilog (in particular) impedes code reuse as well by having a flat namespace for modules. E.g., if Olof writes a module queue, and >>
2 replies 2 retweets 3 likes -
Replying to @SamuelAFalvoII @ico_TC and
That's one of the many reason I personally prefer VHDL over Verilog. I seem to be in the minority these days, though.
3 replies 0 retweets 0 likes -
Replying to @brouhaha @SamuelAFalvoII and
I am firmly in the camp believing that we need better "compile-to-HDL" languages though...
1 reply 1 retweet 5 likes -
I'm not. Compile to HDL langs bring in a heap of new problems. I think we need to bypass HDL completely (If HDL == verilog/VHDL)
2 replies 1 retweet 1 like
Bypass? Or replace with a simpler intermediate representation?
-
-
The latter.
0 replies 1 retweet 1 likeThanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.