Replying to @johnregehr
You will like our DAC 2017 paper: effectively the same thing for Xilinx FPGAs, but without any changes to the design flow! (DM me for PDF)
6:01 AM - 17 Apr 2017
0 replies
0 retweets
2 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.