Does anyone have a simple VHDL project with formal safety properties that I could use as test case for Yosys+Verific+SymbiYosys?
PSL would be one way. assert/assume in processes another. I'm now testing with this example using PSL that I found online.pic.twitter.com/MNrljwuAa2
-
-
forgot about assert. One problem with that could be that it's still commonly used to force sim exit in absence of finish pre vhdl08
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
How about you use our PSL book code?
@ajeetha_cvc can send it via email if needed -
thanks, that would be very useful.
End of conversation
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.