Does anyone have a simple VHDL project with formal safety properties that I could use as test case for Yosys+Verific+SymbiYosys?
might still be a good starting point, if I figure out the syntax for safety properties in VHDL.. not many examples online.
-
-
Safety properties == PSL? I used to do formal verification of VHDL with PSL ~10 years ago
-
PSL would be one way. assert/assume in processes another. I'm now testing with this example using PSL that I found online.pic.twitter.com/MNrljwuAa2
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.