@oe1cxw Making a GitHub for SUMP2. Do I want a single repository for both Verilog and Python, or separate repositories ? Need advice. Thx.
I would probably just make a single repo.. but that might just be my personal preference.
-
-
Strange problem as each FPGA build Verilog gets tweaked for timing closure or fabric resource, which moves in opposite directions.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.