@scanlime BLIF to schematic (for small circuits):
yosys -p 'read_verilog -lib +/ice40/cells_sim.v;; show' example.blif
12:55 AM - 8 Dec 2016
0 replies
2 retweets
4 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.