are the SRL outputs connected to a cone that contributes to a module primary output?
-
-
Replying to @oe1cxw
I was relying on "first_cell->setPort(q_port, last_cell->getPort(q_port));" in process_chain() to wire SRL outputs for me
2 replies 0 retweets 0 likes -
Replying to @nachiketkapre @oe1cxw
fixup() for GreenPak4 only wires the inputs and some taps
1 reply 0 retweets 0 likes -
Replying to @nachiketkapre
fixup() for GP4 connects outputs (OUT[AB], OUT[AB]_TAP). Your code seems to leave Q unconnected.
2 replies 0 retweets 0 likes -
Replying to @oe1cxw
BINGO! Wired Q port to Q, and rename IN port on GreenPak to D input of SRL16. Now see the SRL16s in the output...
1 reply 0 retweets 0 likes -
Replying to @nachiketkapre @oe1cxw
Still need to translate the DEPTH into A0-A3 constants, and extend support for SRL32s
1 reply 0 retweets 0 likes -
Replying to @nachiketkapre @oe1cxw
Check my commit if its sensible/correct -- https://github.com/nachiket/yosys/commit/4c80ad58337aeee27c3048c9a845c4ea570febbb …
1 reply 0 retweets 1 like -
Replying to @nachiketkapre
looks good. you shouldn't need the "depth" argument: this should be equal to the one entry in "taps".
2 replies 0 retweets 1 like -
Replying to @oe1cxw @nachiketkapre
Xilinx SRLs only have one tap. Your analyze() functions should reflect that.
1 reply 0 retweets 0 likes -
Replying to @oe1cxw @nachiketkapre
something like: if (GetSize(taps) > 1) return false; if (taps.at(0) > 16) return false;
1 reply 0 retweets 1 like
SRL16E that is. SRLC32E have a Q that depends on A and also a Q31.
-
-
Replying to @oe1cxw
Is there support for a shift enable?
1 reply 0 retweets 0 likes -
Replying to @nachiketkapre @oe1cxw
I’m guessing the “E” signal on the DFFE component is what I’m looking for?
1 reply 0 retweets 0 likes - Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.