Is there any free or free-as-in-free-beer Verilog sim that supports SVA properties? I need a reference implementation to check against..
-
-
Replying to @oe1cxw
Hace you looked at Verilator http://www.veripool.org/wiki/verilator
1 reply 0 retweets 1 like -
Replying to @folknology
checked again with current git head. verilator doesn't seem to support what I need. Code example: http://www.edaplayground.com/x/2Z2E
2 replies 0 retweets 0 likes -
Replying to @oe1cxw @folknology
is the problem that verilator does not handle the ##1 delay?
1 reply 0 retweets 0 likes
Replying to @jameyhicks @folknology
No. It already fails at the "property" keyword. (Jfyi: ##1 is not a "delay" in the sense that #1 is. It's clocked.)
9:42 AM - 13 Sep 2016
0 replies
0 retweets
0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.