I'm relatively confident that Polaris will be *the* last @risc_v that I ever implement.
-
-
Replying to @SamuelAFalvoII
No matter the tool vendor, FOSS or closed source, it just doesn't matter: Verilog compilers SUCK w/ their errors.
4 replies 1 retweet 1 like -
This Tweet is unavailable.
-
Replying to @pir_at @SamuelAFalvoII
.. but I say in the help message to "read_verilog" that Yosys isn't responsible for checking erroneous code.
1 reply 1 retweet 0 likes
I recommend using a simulator for this, specifically "verilator --lint-only" and "iverilog".
2:59 AM - 4 Sep 2016
0 replies
2 retweets
1 like
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.