Also: v2c uses a non-open source Verilog front-end. Yosys C back-end is back on the todo list..https://twitter.com/oe1cxw/status/768433225387634688 …
-
-
maybe you already have formal models of your CPU in Verilog and C. With this you could check them for equivalence.
-
Interesting. Maybe you could also run a "trace" of some compiled c-code on the cpu model and check that directly against the source
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.