Also: v2c uses a non-open source Verilog front-end. Yosys C back-end is back on the todo list..https://twitter.com/oe1cxw/status/768433225387634688 …
-
what are your plans? BMC using cprover?
I was more thinking about ESBMC (since I know that one already), but yes, that is the idea. E.g. checking CPUs against C specs.
-
-
"CPUs against C specs"? HW cpu verilog to C-model checked with software verifier or something else?
-
for example. You could do all sorts of things with a C model that is optimized for model checking.
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.