Verilog gurus, there has to be a simpler, better way than https://github.com/sam-falvo/polaris/blob/master/rtl/verilog/decode.v … . Can anyone advise?
-
-
Replying to @SamuelAFalvoII
Maybe using one large "casez ({ir_i, trap_i, defined_i})" instead of case cascade would help?
1 reply 0 retweets 1 like -
Replying to @oe1cxw
Looks like iverilog does not support casez statements. I get a syntax error. :(
1 reply 0 retweets 0 likes
Replying to @SamuelAFalvoII
I'm certain it does support casez statements.
1:48 AM - 6 Aug 2016
0 replies
0 retweets
0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.