Wrote a post about limitations of the ISA-Formal technique for verifying processors #CAV2016 #ARM
https://alastairreid.github.io/alastairreid.github.io/isa-formal-limitations/ …
-
Worst with SV. Made worse by me machine generating code so my code was already a bit unusual.
The big problem with SV is that there is no standard that defines a synthesizable subset (other than with Verilog). 1/
-
-
So every vendor has to make its own definition where to draw the line between synthesizable and non-synthesizable. 2/
-
And formal is an entirely new 3rd category of something that must be some subset of full SV, but isn't well defined.. 3/
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.