.. but you said it was set to the wrong const value, correct? that sounds like it could be a bug.
Proof that it cannot ever change to 0: yosys -p 'prep; memory_map; sat -seq 1 -prove main_delay_fifo 1' top.v
-
-
Okay, then I misunderstand how Verilog handles compares of nets of different widths then. So nevermind then :D. Oops...
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
oops, wrong proof. change "-seq 1" to "-tempinduct" to prove the property for all time, not just initial state.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.