@oe1cxw This might be a stupid q, but in yosys how did you get ahold of SiliconBlue's primitive library (in Verilog form)?
-
-
Replying to @cr1901
You mean techlibs/ice40/cells_sim.v? I just wrote that myself.
1 reply 0 retweets 0 likes -
Replying to @oe1cxw
Yes. And is that the file used to infer primitives when my Verilog code is parsed?
2 replies 0 retweets 0 likes -
Replying to @cr1901
No. It is only used for things like post-synth simulation, and auto-generating blackboxes for manual primitive instantiation.
1 reply 0 retweets 0 likes -
See "help synth_ice40" for the whole chain of things that map RTL to primitives.
1 reply 0 retweets 0 likes
It's a mix of custom ice40-specific commands and generic commands such as "techmap" and "abc -lut 4".
11:22 AM - 6 Jul 2016
0 replies
0 retweets
0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.