I've just released PonyLink: A single-wire bi-directional chip-to-chip interface for FPGAs on GitHub:https://github.com/cliffordwolf/PonyLink …
-
-
Replying to @oe1cxw
"works without a dedicated hardware block for clock recovery"- so an ADPLL you mean :P?
1 reply 0 retweets 0 likes -
Replying to @cr1901
no, it's not implementing an adpll. See section on "Low-level signaling" in the protocol spec:https://github.com/cliffordwolf/PonyLink/blob/master/plinksrc/protocol.txt …
1 reply 0 retweets 0 likes -
Replying to @oe1cxw
So it's like an advanced UART, sampling in the middle of a pre-defined bit-period, and synchronizing to start of a "frame"?
2 replies 0 retweets 1 like -
In any case, looks cool! May be a good stress test for IceStick...
1 reply 0 retweets 0 likes
Replying to @cr1901
Doesn't fit. Needs ~1700 LUTs on iCE40 fpgas.
8:03 AM - 5 Jul 2016
0 replies
0 retweets
0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.