I've just released PonyLink: A single-wire bi-directional chip-to-chip interface for FPGAs on GitHub:https://github.com/cliffordwolf/PonyLink …
no. that would require > 2x oversampling. PonyLink usually does better than that. (depending on ratio of master/slave clock rate)
-
-
Then I don't understand. Seems a bit risky to NOT oversample, but I guess that's what the Python program's for...
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.