Did you know that Verilog "if" and "case" differs wrt to undefs in synth and sim? Yosys can do it both ways now: https://www.reddit.com/r/yosys/comments/4n4hpo/new_prep_ifx_for_modelling_simulationstyle_if_and/ …
4:19 AM - 8 Jun 2016
0 replies
2 retweets
1 like
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.