Video recording of my EH16 talk (german): https://media.ccc.de/v/eh16-40-verilog_synthesis_and_more_with_yosys … Slides and example files: http://www.clifford.at/papers/2016/yosys-synth-formal/ …
0 replies
1 retweet
5 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.