Slides for my #eh16 talk on Verilog Synthesis and Formal Verification with Yosys: http://www.clifford.at/papers/2016/yosys-synth-formal/ …
5:44 AM - 26 Mar 2016
0 replies
15 retweets
25 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.