Idea: Add lots of tiny CPUs, say Cortex-M0, to FPGA fabric as hard IP. Quick estimate says 2x M0 are ~= size of one RAMB18 on same process
@cr1901 @azonenberg I planned on using this to create a logic+FF representation. But then other things became more interesting..
-
-
@oe1cxw@azonenberg Yea, there is little love for the 65xx series anymore :/. Back when CPUs were simple *puts on rose-tinted glasses* -
@oe1cxw@azonenberg 6502 is one of the only assembly language that's fun for me to write. RISC pipeline is elegant, but asm is unpleasant. - Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.