@mnxmnkmnd Assignments inside blocks can be thought of as their output being blocked by an AND gate unless the block's conditions are met.
-
@cr1901@mnxmnkmnd There is a lot of talk about using different languages than verilog for design entry, but not because verilog maps [..]
@cr1901 @mnxmnkmnd [..] badly to hardware but because its is not user-friendly as design entry language. all attempts so far (Chisel, [..]
-
-
@cr1901@mnxmnkmnd [..] MyHDL, etc.) generate Verilog (or VHDL), and no complaints so far about this. Re memories: different [..] -
@cr1901@mnxmnkmnd [..] architectures support different things in memories (sync or async read, different number of ports, mixing of [..] - Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.