Just taped out my first PCB with my Verilog-to-KiCAD flow! Super simple DIP-8 MCU dev board on one layer, but gotta start somewhere @oe1cxw
-
@Chris_Gammell@oe1cxw See the comment thread for the RTL. The Yosys script is in the same directory, netlist converter is in src/rtl2pcb/
-
-
@azonenberg Out of curiosity: Did you consider the write_json format as exchange file format? -
@oe1cxw No, I didn't - as of when I started the code, I don't think that command existed - Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.