@azonenberg Have you or @oe1cxw ever encountered Verilog code such as the following that breaks during simulation? http://stackoverflow.com/questions/15718192/verilog-sequence-of-non-blocking-assignments …
-
-
@oe1cxw@azonenberg Thanks, this was bugging me immensely. I thought it would always work, but didn't know for certain.Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.