@azonenberg Maybe you can answer the hardware/bitstream aspects of this question re Yosys and Xilinx XC9572XL? http://stackoverflow.com/questions/32217939/what-is-required-to-target-a-new-device …
-
-
Replying to @azonenberg
@oe1cxw The work I presented in my REcon talk is sufficient to synthesize combinatorial-only SoP netlists to bitstream already.1 reply 0 retweets 0 likes -
Replying to @azonenberg
@oe1cxw It won't be optimal techmapping (some advanced features won't be supported so packing density will suffer) but it will work.1 reply 0 retweets 0 likes -
Replying to @azonenberg
@oe1cxw Can you point me to some documentation on the ABC .pla file format?1 reply 0 retweets 0 likes
Replying to @azonenberg
@azonenberg It's the good old espresso PLA format: http://www.ecs.umass.edu/ece/labs/vlsicad/ece667/links/espresso.5.html …
10:10 PM - 26 Aug 2015
0 replies
0 retweets
0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.