@oe1cxw Is there a way to use yosys to test/check if a module is combinational only after synthesis?
I am just learning verilog and digital design, so I don't know what behavioral descriptions will synthesize (elaborate?) into those clever CL-only designs ...
-
-
wow, very neat, thx!
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.