Isn’t there a test suite that should catch bugs like this?
This one gets never old. PSA: If you have a RISC-V processor, make sure it clears the LSB of all jump targets, not throws an illegal instruction address exception on nonzero LSB. Feels to me like more cores get this wrong than right at first.https://github.com/SymbioticEDA/riscv-formal/issues/22 …
-
-
-
Yes. Multiple. Not all of them check for this.. I guess ultimately the official risc-v compliance tests will cover this. But so far they are still under construction.
End of conversation
New conversation -
-
-
Is there a motivation for this behavior rather than just ignoring the lsb of the immediate or assigning it some useful meaning instead?
- End of conversation
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.