How?? Link? I've been toying with this exact idea in my head. Seems like a fun way to design a retro cpu. Next step would be "place and route" to kicad.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
This Tweet is unavailable.
-
You could experiment with adding common combinations of gates from the same IC as library cells with slightly lower cost than the individual gates.
See arithmetic mapping for FPGAs in Yosys for ideas for how to map to larger functions like adders.
-
-
I remember
@trc_wm was talking about this. I imagine it's indeed quite essential to map to things like RAM, adders, DSPs, both for FPGA and 74xx. Where can I "see" this arithmetic mapping? A quick google doesn't turn up much.
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.