More Verilog Dark Magic my code is something like this: wire or_gate = X(thing1 | thing2); reg shifter[4:0] = 0; always @(posedge thing3) begin ... shifter <= shifter[1:1] = Xor_gate; ... end Despite "or_gate" only being used in the above code, (cont)
-
-
Oops I messed up that line it should be shifter[1:1] <= Xor_gate; Huh, I didn't know that PNR output could depend on those variables. That a weird explanation for weird behavior
-
A lot of things in place an route depend on the order things like cells are processed. Inferred cells are assigned auto-generated names that can contain things like an index. So adding an additional inverter can change those cell names, and thus change the sorting order.
End of conversation
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.