I’m an FPGA developer. You know me from my greatest hits such as “it doesn’t meet timing”, “it’s compiling”, “it’s still compiling”, “why is it still compiling?” #FPGA
-
Show this thread
-
Replying to @nachiketkapre
Would it not be more
#FPGA if we say synthesis and why is it synthesising
1 reply 1 retweet 4 likes
Replying to @shreejiths @nachiketkapre
The part that can take forever (and/or runs out of memory memory) is usually place&route. 
2:28 AM - 22 Jan 2019
0 replies
0 retweets
4 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.