semi-related: I feel like SystemVerilog Assertions strongly resemble regular expressions in the way they're designed, which is both a blessing and a curse
-
-
Replying to @whitequark
That's literally the theoretical foundation for SVA properties: regexes over strings where the symbols in the alphabet represent boolean expressions over the state space. (Only that the strings can be infinite in length, which makes it a so-called omega-regular language.)
3 replies 1 retweet 16 likes -
Replying to @oe1cxw @whitequark
@oe1cxw what is a good learning resource for SystemVerilog, assertions and otherwise?1 reply 0 retweets 1 like
Replying to @kernlbob @whitequark
I'm not sure. I myself learned most of it from the IEEE 1800 Std document. Can't really recommend that approach tho.
10:41 AM - 19 Jan 2019
0 replies
0 retweets
1 like
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.